

Patent Application vi Physics Patent Application vi Physics Ph

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

JAMES P. CUSEY ET AL.

For: SECURITY DEVICE AND METHOD

Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231

CERTIFICATE OF MAILING BY EXPRESS MAIL

"EXPRESS MAIL" Mailing Label No.: £152495904TUS Date of Peposit AUUSUS 222,0000
I hereby certify that this paper or fee is beind deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1:10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

Type or Print Name: DEBBIE HARGROVE

Dear Sir:

REQUEST FOR FILING A NATIONAL PATENT APPLICATION

Transmitted herewith for filing, please find the following:

X 1. Specification, claims and abstract of the above-

	referenced patent application having 35 pages.
<u>X</u> 2.	$\underline{\ \ 13\ \ }$ page(s) of drawing(s) (_X_ formal/_ informal). (FIGURES 1-8)
<u>x</u> 3.	Combined Declaration and Power of Attorney (\underline{X} signed $\underline{\hspace{1cm}}$ unsigned).
3A.	No filing fee, Oath, or Declaration is enclosed pursuant to 35 U.S.C. $53\left(d\right)$.
4.	Information Disclosure Statement along with Form PTO-1449 and references.
5.	This is a: CIP, DIV, CONT, or substitute Application (MPEP 201.09) of Application Serial No. filed ; or, is a reissue of U.S. Patent No. filed on .

	An extension to extend the life of the above prior $\mbox{\sc Application}$ to at least the date of filing hereof						
•	(One box must be marked) (a) is concurrently being filed in that prior Application, (b) was previously filed in that prior Application length of prior extension), (c) is not necessary for copendency (double check X'ing this).						
X_	 Attached is an assignment to DALLAS SEMICONDUCTOR CORPORATION. <u>Please return the recorded assignment to the undersigned</u>. (NOTE: add recordal fee below). 						
	 Priority is claimed under 35 U.S.C. § 119 based on filing in (country) 						
	Application No. Filing Date						
	(1)						
	(2)						
	(3)						
	<pre>(No.) Certified copy (copies) are attached; or were previously filed on</pre>						
7.A. Priority is claimed under 35 U.S.C. § 119(e) based on Provisional Application Number 60/223,467, filed on August 7, 2000.							
8	. Attached: (No.) verified statement(s) establishing "small entity" status under 37 CFR § 1.9 and 1.27.						
<u> </u>	9. Attached:						
	<pre>X Return Postcard X One check for \$40.00 to cover the assignment recordal.</pre>						

X 10. Preliminary Amendment attached hereto.

 The following Filing Fee calculation is based on the claims filed less any claims canceled by the Preliminary Amendment of Item 10.

	SMALL ENTITY RATE		LARGE ENTITY RATE			
BASIC FEE	\$345	<u>or</u>	\$690	=	\$ <u>690.00</u>	
NUMBER NUMBE FILED EXTRA						
TOTAL CLAIMS 33 -20 = 13 (at lea. 0)	x 9	<u>or</u>	ж 18	=	+\$234.00	
INDEP. CLAIMS $\frac{5}{0}$ - 3 = $\frac{2}{(\text{at lean})}$	x 39	<u>OR</u>	x 78	=	+\$156.00	
If any <u>proper</u> multiple dependent claim (ignore improper) is present (Shter 50.00 if this is a <u>reissue</u> application.)	=	+\$				
If assignment is x'd (line 5), add recording fee \$40.00						
Attached is a Rule 47 Petition (invecannot be reached) \$130		+\$				
TOTAL FILING FEE	=\$ 1,120.					

- X 12. A check in the amount of \$40.00 to cover the Recordation Fee for the Assignment calculated in Item 11 is attached. Please charge any deficiency or credit any overpayment to Deposit Account No. 10-0447.
- X 13. Please charge JENKENS & GILCHRIST Deposit Account No. 10-0447 in the amount of \$1,080.00 to cover the Filing Fee calculated in Item 11. This sheet is attached in duplicate.

X 14. The Commissioner is hereby authorized to charge any fee specifically authorized hereafter, or any missing or insufficient fee(s) filed, or asserted to be filed, or which should have been filed herewith or concerning any paper filed hereafter, and may be required under 37 CFR 1.16-1.18 (missing or insufficiencies only) now or hereafter relative to this application and for the resulting official Document under 37 CFR 1.20, OR credit any overpayment to JENKENS & GILCHRIST Deposit Account No. 10-0447 for which purpose a duplicate copy of this sheet is attached.

The Commissioner is not authorized to charge the issue fee until/unless an issue fee transmittal form is filed.

Respectfully submitted,

JENKENS & GILCHRIST, P.C.

By: Name: Wayne O. Stacy

Reg. No. 45,125

Jenkens & Gilchrist, P.C. 1445 Ross Avenue, Suite 3200 Dallas, Texas 75202 (214) 855-4120 (214) 855-4300 (fax)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Cusey, et al)					
Serial No.: not yet assigned) Examiner: not yet known					
Date Filed: not yet assigned) Group Art Unit: not yet known					
For: SECURITY DEVICE AND METHOD						
Assistant Commissioner for Patents Washington, D.C. 20231	CERTIFICATE OF MAILING BY EXPRESS MAIL "EXPRESS MAIL" Mailing Label No. EL524958047US Date of Deposit: AUGUST 22, 2000 I hereby certify that this paper of fee is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Paleots, Washington, D.C. 20231 Type or Print Name: DEBBIE HARGIROVE WHATHER AND					

Dear Sir:

PRELIMINARY AMENDMENT

Prior to examination of the above-referenced application, please enter the following amendments.

IN THE SPECIFICATION:

Prior to the first line of the specification please insert the following claim of priority:

- Priority is hereby claimed from Provisional Application number 60/223,467, entitled AUTOMATIC INFORMATION VERIFICATION SYSTEM AND METHOD, filed on August 7, 2000. This Provisional Application is incorporated by reference.

CONCLUSION

In view of the foregoing, it is respectfully submitted that the application is in condition for allowance and an indication of the same is courteously solicited.

Respectfully submitted,

JENKENS & GILCHRIST, P.C.

Wayne O. Stacy Reg. No. 45,125

JENKENS & GILCHRIST, P.C. 1445 Ross Avenue, Suite 3200 Dallas, Texas 75202-2799 (214) 855-4120 (214) 855-4300 (Fax) CERTIFICATE OF MAILING BY EXPRESS MAIL

"EXPRESS MAIL" Mailing Label No. EL524958047US
Date of Deposit AUGUST 22, 2000
I hereby certify that this paper or fee is being deposited
with the U.S. Postal Service "Express Mail Post Office to
Addressee" service under 37 CFR 1.10 on the date indicated
above and is addressed to the Commissioner of Patents and
Trademarks, Mashington, D.C. 20231

Vargrove

Type or Print Name DEBBIE HARGKOVE

SECURITY DEVICE AND METHOD

FIELD OF THE INVENTION

The present invention relates to automatic information systems and methods and in particular, but not by way of limitation, to systems and methods for positively identifying a device/user and verifying the integrity of relevant data associated with the device/user.

5

RELATED APPLICATIONS/PATENTS

The following commonly owned and assigned United States patents are incorporated by reference:

5	5,306,961	Low-power integrated circuit with selectable battery modes
10	5,679,944	Potable electronic module having EPROM memory, systems and processes
	5,764,888	Electronic micro identification circuit that is inherently bonded to someone or something
15	5,831,827	Token shaped module for housing an electronic circuit
20	5,832,207	Secure module with microprocessor and co-processor
20	5,940,510	Transfer of valuable information between a secure module and another module
25	5,949,880	Transfer of valuable information between a secure module and another module
30	5,978,927	Method and system for measuring a maximum and minimum response time of a plurality of devices on a data bus and adapting the timing of read and write time slots
35	5,994,770	Portable electronic data carrier
	5,998,858	Microcircuit with memory that is protected by both hardware and software
40	6,016,255	Portable data carrier mounting system

15

20

BACKGROUND OF THE INVENTION

With the public's ever increasing reliance upon electronic data, the integrity of that data is becoming extremely critical. Many present day systems attempt to guarantee the integrity of such data through encryption and complicated monitoring means. Although these systems are generally effective, they are often expensive and unnecessary in that they consume too much energy and/or use too many processor cycles. Additionally, those systems that include encryption technology often face export restrictions that delay or prevent the widespread proliferation of a developed technology.

For many applications, the secrecy of the data may not be as important as the integrity of the data or may not be important at all. That is, in some situations the data can be known to the public but should not be alterable by the public. For example, the fact that \$10 is stored on a transit card is not important. The public can know this fact without any harm. However, significant harm will occur if the transit card is

10

15

20

fraudulently changed to show a value of \$100 dollars rather than \$10.

Accordingly, a device and method are needed that store electronic data, guarantee the integrity of that electronic data, and guarantee the integrity of any changes to that electronic data in an efficient manner. Additionally, a device and method are needed for overcoming the other problems presently associated with securely storing and transmitting electronic data.

BRIEF DESCRIPTION OF THE DRAWINGS

Various objects and advantages and a more complete understanding of the present invention are apparent and more readily appreciated by reference to the following Detailed Description and to the appended claims when taken in conjunction with the accompanying Drawings wherein:

FIGURE 1 illustrates one implementation of the present invention that utilizes a roaming security device;

FIGURES 2A and 2B illustrate two different form factors into which a security device can be incorporated;

10

15

FIGURE 3A is a schematic of the components of a roaming security device:

FIGURE 3B illustrates one embodiment of the memory component of the roaming security device shown in FIGURE 3A;

FIGURE 3C illustrates one embodiment of the data page portion of the memory component shown in FIGURE 3B:

FIGURE 3D illustrates one embodiment of the device secrets portion of the memory component shown in FIGURE 3B;

FIGURE 4 is a schematic of the components of a coprocessor security device;

FIGURE 5 illustrates a roaming security device and a coprocessor security device incorporated into a printer and printer cartridge;

FIGURE 6A is a flowchart demonstrating a transaction between a roaming security device and a coprocessor security device;

20 FIGURE 6B is a flowchart demonstrating in more detail the method of security device authentication shown in FIGURE 6A:

10

15

20

FIGURE 6C is a flowchart demonstrating in more detail the method of verifying the completion of the transaction illustrated in FIGURE 6A;

FIGURE 6D is a flowchart demonstrating a method of generating a hash result used, for example, in the transaction illustrated in FIGURE 6A:

FIGURE 7 is a flowchart demonstrating a method of verifying the identity of a user to a security device; and

FIGURE 8 is a block diagram of a device for computing a SHA-1 computation.

DETAILED DESCRIPTION

Although the present invention is open to various modifications and alternative constructions, a preferred exemplary embodiment that is shown in the drawings is described herein in detail. It is to be understood, however, that there is no intention to limit the invention to the particular forms and/or step sequences disclosed. One skilled in the art can recognize that there are numerous modifications, equivalences and alternative constructions that fall

15

20

within the spirit and scope of the invention as expressed in the claims.

Referring now to FIGURE 1, there is illustrated an overview of one implementation of the present invention that utilizes a roaming security device 105. The roaming security device 105 can be associated with a person (e.g., key chain, ID card, jewelry, etc.) or a device (e.g., furniture, printer, printer cartridge, etc.) and can be configured to securely store data. Additionally, the roaming security device can be configured to securely interface with a reader 110, which can be for example, at or in a host device 115 such as a vending machine, toll booth, printer, computer system, security door, etc.

Because the roaming security device 105 can carry valuable data such as monetary value, it is important that any data transferred between the roaming security device 105 and the host device 115 be protected against alterations. In one embodiment, the data is encrypted prior to transfer between the roaming security device 105 and the host device 115. In the preferred embodiment, however, the data is used (along with secret data known only to the roaming security device

15

20

105 and the coprocessor security device 120) to seed a nonreversible algorithm, such as the SHA-1 algorithm. (In this context, a nonreversible algorithm is intended to refer to an algorithm that produces a result, wherein the input to the algorithm is extremely difficult or impossible to determine from the result.) The result of this algorithm is sent along with the associated data -- but not the secret -- from the roaming security device 105 to the coprocessor security device 120. The coprocessor security device 120, which may or may not be the same type of device as the remote security device 105, can then perform the same hashing algorithm using the received data and the locally stored secret. If the result computed by coprocessor security device 120 matches the result computed by the roaming security device 105, then the roaming security device 105 is likely legitimate and the data contained therein valid.

As can be appreciated by those skilled in the art, the host device 115 can take the form of most any device both portable and stationary. Additionally, the reader within the host device 115 can operate in a variety of ways to read data from the roaming security

10

15

20

device 105 including, but not limited to, direct contact transfer, proximity transfer, and single wire protocol transfers.

Furthermore, in one embodiment, the host device 115 is connected through a network 125, or otherwise, to a main computer 130. This main computer 130 can collect transaction information or monitor the host device 115. To guarantee the integrity of data transferred between the host device 115 and the main computer 130, a security device 135 can be incorporated into the main computer 130. The coprocessor security device 120, in this embodiment, acts like a roaming security device in its interaction with the host computer's security device 135.

Referring now to FIGURES 2A and 2B, there are illustrated two of the different form factors into which a security device can be incorporated. FIGURE 2A, for example, illustrates a token form factor 200 for a security device. This form factor consists of a sealed metal housing 205 that encases a printed circuit board (PCB) 210 and a battery 215. (This form factor is based upon Dallas Semiconductor's I-button and is described in, for example, U.S. Patent 5,994,770 titled

10

15

20

Portable Electronic Data Carrier.) Any attempt to access the circuitry on the PCB 210 will likely result in the destruction of any data stored thereon. FIGURE 2B, on the other hand, illustrates a security device incorporated into a card 220 such as a credit/ATM card. One skilled in the art, however, can readily recognize that the security device can be incorporated into other form factors and, moreover, that a single system can utilize more than one form factor. For example, the roaming security device 105 shown in FIGURE 1 could be in a card form factor, and the coprocessor security device 120 could be in a token form factor. Further, a simple mounting of the device as a circuit board can be done in lower risk situations.

Referring now to FIGURE 3A, there is illustrated a schematic of the components of a roaming security device 300 such as roaming security device 105 shown in FIGURE 1. In this embodiment, the roaming security device 300 includes a processor 302 connected both to a memory component 304 and to communication circuitry 306. The processor 302 is configured to perform a variety of transactions including hash and/or encryption computations. Additionally, the memory

10

15

20

component is configured to store transaction data, device ID numbers, device secrets, and other information and to provide at least part of that data to the processor 302 for any computations. In one embodiment, the memory also is connected to tamper detector circuitry 308 that can destroy the contents of the memory component 304 if it is probed or otherwise accessed in an unauthorized way. Moreover, in the preferred embodiment, the memory component 304 is a nonvolatile, unalterable memory component, such as a lasered memory.

Referring now to FIGURE 3B, there is illustrated one embodiment of the memory component 304 shown in FIGURE 3A. The memory component 304 can consist of volatile and/or nonvolatile portions. The nonvolatile portions, which can be lasered for example, can store a device ID 310 including at least one of a unique serial number, a device type identifier, a device model, etc. Other portions of the memory component can be divided to store data pages, device secrets, write counters, passwords, and/or a scratchpad.

The data page portion 312 of the memory, for example, can be configured as a single data page or as

10

15

20

multiple data pages (shown in FIGURE 3C as data pages 0-6). These data pages can store a variety of information including monetary balances, copy counts, expiration data, trip data, security clearances, access information, inventory IDs, etc. Additionally, if the memory is divided into multiple data pages, each data page can be associated with a different service provider. That is, company A can use a first data page and company B can use a second data page.

Similarly, the device secret portion 314 of the memory component 304 can be divided to store one or more secrets for each service provider such that the various service providers are not forced to share their secrets with each other. For example, FIGURE 3D illustrates the device secret portion 314 of the memory component 304 wherein it is configured to store seven different secrets. Each secret can correspond to a particular data page (shown in FIGURE 3C) and to a particular service provider. Further, the device secrets stored in the various secret portions can be complete or partial. When partial secrets are used, each piece of the secret can be loaded by a different person at a different time so that the entire secret is

10

15

20

never known by any one person and is never known outside the security device. After the first partial secret is loaded, each subsequent partial secret is combined, through, for example, a SHA-1 computation, with the previously computed secret to thereby form a For example, assume that two partial new secret. secrets are used in a roaming security device. first secret would be loaded and stored at a location such as Secret 3 shown in FIGURE 3D. Next, the second partial secret could be loaded. The second partial secret and the first partial secret are used to seed a non-reversible algorithm. The result of this algorithm is stored in location Secret 3 as the master secret. This result can then be used in combination with a unique device identifier to seed a nonreversible algorithm -- the output of which is the device secret and is stored in the location Secret 3.

Referring again to the memory component 304 illustrated in FIGURE 3B, it can also include write counters 316. These write counters 316 are tamper proof counters that are incremented each time that a data page is altered or each time that a device secret is changed. In one embodiment, individual counters are

10

15

20

associated with each data page and each secret. Similarly, individual passwords 318 can be stored for each service provider (i.e., passwords can be associated with each data page). These passwords can be preloaded and stored in nonvolatile memory or alternately loaded by the user and stored in either nonvolatile or volatile memory.

Still referring to FIGURE 3B, the memory component 304 also can include a scratchpad memory 320. One scratchpad memory 320 that could be used is described in commonly owned U.S. Patent No. 5,306,961, Low-power integrated circuit with selectable battery modes, which is incorporated herein by reference. Briefly, however, the scratchpad memory 320 is used to guarantee that transactions between security devices are performed in an atomic fashion, thereby preventing incomplete transactions from being recorded.

Referring now to FIGURE 4, there is illustrated a schematic of the components of a coprocessor security device 400 such as coprocessor security device 120. This embodiment of the security device is very similar to the roaming security device shown in FIGURE 3. By designing the coprocessor security device and the

10

15

20

roaming security device similarly, substantial cost savings can be realized. For example, the coprocessor security device 400 includes a processor 402, a memory 404, communication circuitry 406, and a tamper detector 408. One skilled in the art, however, can understand that the coprocessor security device 400 can take on various forms and could include more or less components than are illustrated and described herein while still performing substantially the same.

Referring now to FIGURE 5, there is illustrated a roaming security device and a coprocessor security device as they could be incorporated into a printer 505 and a printer cartridge 510. By incorporating the security devices into both the printer 505 and the printer cartridge 510, the printer 505 can verify that the printer cartridge 510 being used in the printer 505 is of the proper type, brand, age, etc. For example, the printer cartridge 510 can be secured to the cartridge bracket 515 so that the cartridge security device 525 contacts the printer security device 520. The printer security device 520 can periodically check to see if the cartridge security device 525 knows the proper secret. That is, the printer security device

10

15

20

520 can verify that the printer cartridge 510 is of the proper specifications. If the printer security device 520 determines that the printer cartridge 510 is not of the proper specifications, then the printer 505 may be disabled until a proper printer cartridge having the proper authentication is installed.

In one embodiment, the printer security device 520 increments a counter in the cartridge security device 525 each time that the printer prints a page (or other measurement). Alternatively, the printer security device 520 writes a page count to the cartridge security device 525 every time that a page is printed. The cartridge security device 525 may also store a maximum page count (i.e., the maximum number of pages that the print cartridge 510 can print). Once the page count counter in the cartridge security device equals or exceeds the maximum page count, the printer 505 can be disabled until a new properly authenticated printer cartridge is installed.

Referring now to FIGURE 6A, there is illustrated a flowchart demonstrating a transaction between a roaming security device (e.g., the cartridge security device 525) and a coprocessor security device (e.g.,

10

15

20

the printer security device 520). In this embodiment, the coprocessor security device initially authenticates the roaming security device's identity (step 602). Next (although sequence is not necessarily important), the coprocessor security device--although not always necessary--can authenticate the integrity of the data stored in the roaming security device (step 604). In some embodiments, the roaming security device can also authenticate the coprocessor security device before allowing the coprocessor security device to write data to the roaming security device.

Next, the coprocessor security device computes new data based upon the transaction (step 608). For example, the coprocessor security device may deduct the fee for a snack from the monetary amount stored on the roaming security device. (This computation alternatively can be done in the roaming security device.) The coprocessor security device then generates a Message Authentication Code (MAC) (this particular MAC is referred to as MAC1) using the new data (step 610). MAC1 and the new data are transmitted to the roaming security device (step 612) where the new data is used to generate a second MAC (MAC2) (step

10

15

20

614). The roaming security device then compares MAC1 with MAC2 (step 616). If they match, then the data is stored in the roaming security device (step 618). Otherwise, the transactions can be voided and reexecuted. Assuming that the MACs match the coprocessor verifies that the data was properly written to and stored in the roaming security device (step 620).

Referring now to FIGURE 6B, it is a flowchart demonstrating in more detail the method of security device authentication shown in FIGURE 6A as step 602. Initially, the coprocessor security device generates and sends a challenge (e.g., a random number) to the roaming security device (step 622). The roaming security device generates a MAC (MAC A) using at least one of the challenge, the roaming security device ID, the device secret associated with the relevant service provider, a counter value, and other relevant data stored locally (step 624). MAC A is then transmitted to the coprocessor security device. At roughly the same time, the coprocessor security device reads the roaming security device ID and the other data from the roaming security device (step 626). This data, in

10

15

20

combination with the device secret stored in the coprocessor security device, is used to generate a MAC (MAC B) (step 628). (Note that the device secret is not transferred directly between the security devices and thus never exposed). The coprocessor security device then compares MAC A with MAC B (step 630). If MAC A and MAC B match, then the identity of the roaming device is authenticated. As can be appreciated, however, the method shown in FIGURE 6B, can easily be adapted so that the roaming security device can authenticate the coprocessor security device instead of the coprocessor security device authenticating the roaming security device.

Referring now to FIGURE 6C, it is a flowchart demonstrating in more detail step 620 shown in FIGURE 6A in which the completion of the transaction is verified. In this embodiment, after the coprocessor security device has written the new data to the roaming security device, the coprocessor security device reads back the new data to verify the integrity of the data (step 632). (The roaming security device can also send MAC2 along with the new data to the coprocessor security device. The coprocessor security device can

10

15

20

use the MAC2 to detect tampering.) Although the coprocessor security device can read back the data without any security measures, in the preferred embodiment, the coprocessor security device reads back the data and generates a new MAC (MAC3) using the readback data (step 634). If MAC3 matches the previously generated MAC1, then the data in the roaming security device was properly recorded (step 636). Otherwise, the data may be corrupt, thereby requiring the roaming security device to be deactivated or the transaction to be reexecuted.

other embodiments. additional data transferred between the roaming security device and the coprocessor security device. For example, at the completion of a transaction, a write counter in the roaming security device (shown in FIGURE 3B) can be incremented and the coprocessor security device can verify that the write counter holds the proper transaction count. Additionally, an identifier associated with the coprocessor security device can be stored at the roaming security device. That is, the roaming security device can store not only the transaction results but also an identifier (e.g.,

10

15

20

device ID) for the coprocessor security device that

In yet another embodiment, the roaming security device can store access information, such as which buildings were accessed using the roaming security device. Alternatively, the coprocessor security device can store information such as who accessed a building. As can be understood by those of skill in the art, both the coprocessor security device and the roaming security device can be configured to store any type of information that would be useful.

Referring now to FIGURE 6D, it is a flowchart demonstrating a method of generating a hash result such as MAC A used in the transaction of FIGURE 6A. Initially, the coprocessor security device generates and sends a challenge (e.g., a random number) to the roaming security device (step 638). The roaming security device reads at least one of its unique device ID (step 640), the appropriate data page (step 642), secret (step 644), data MAC (step 646), data write counter (step 648), user verification data (step 650), and secret write counter (step 652). This data is then

10

15

20

used to seed a nonreversible hashing algorithm such as the SHA-1 algorithm (step 654).

Referring now to FIGURE 7, it is a flowchart demonstrating a method of user verification. User verification further increases the security provided by the roaming/coprocessor security devices by requiring that the user as well as the security device be authenticated. In one embodiment, the roaming security device demands that the user authenticate himself by entering a password (step 702). The roaming security device can be prompted to make this demand by a coprocessor security device or any other device.

In response to the demand, the user should enter a password (step 704). Once entered, the password (possibly in an encrypted form or with a MAC) is sent to the roaming security device and verified (step 706). If the password is correct, a bit in the user verification data can be flipped (step 708). If the password is incorrect, another bit can be set to indicate an invalid user (step 710). The roaming security device can incorporate these bits into any generated MAC so that the coprocessor security device can be properly informed of the user's status.

10

15

20

Now referring to FIGURE 8, it is a block diagram of a device for computing a SHA-1 computation. This embodiment includes five 32-bit registers 800, (labeled A-E); a barrel shifter 805; a 5-way 32-bit parallel adder 810; a counter 815; a 32-bit-wide logic function generator 820, (referred to as NLF); 16 32-bit memory elements 825, and a input number generator 830.

In operation, registers A-E are initialized and the memory 825 is loaded with the seed. The SHA-1 computation is computed with 80 cycles of shifts and additions. In a typical cycle, for example, the value of register A is shifted to register B, the value of register B is shifted to register C, the value of register C is shifted to register D, the value of register D is shifted to register E, and the output of adder 810 is loaded into register A.

To load a new value into register A every cycle, the adder 810 adds, in parallel, the value of register A, the value of register E, an input from the memory element 825, an input from the input number generator 830, and an input from the NLF 820. (The NLF receives the values of registers B, C, and D and performs a non-linear function thereon to generate the output.)

10

In conclusion, those skilled in the art can readily recognize that numerous variations and substitutions may be made in the invention, its use and its configuration to achieve substantially the same results as achieved by the embodiments described herein. Accordingly, there is no intention to limit the invention to the disclosed exemplary forms. Many variations, modifications and alternative constructions fall within the scope and spirit of the disclosed invention as expressed in the claims.

WHAT IS CLAIMED IS:

- 1 1. A security device comprising:
 - a memory device comprising:
- 3 a first memory portion configured to store a
- 4 device ID; and

2

- 5 a second memory portion configured to store
- 6 a device secret:
- 7 a processor connected to the memory device, the
- 8 processor configured to read the stored device ID from
- 9 the first memory portion and the stored device secret
- 10 from the second memory portion and perform a
- 11 nonreversible computation using the stored device ID.
- the stored device secret, and a challenge as seeds; and
- 13 a communication circuit connected to the
- 14 processor, the communication circuit configured to
- 15 receive the challenge from a host device and to
- 16 communicate a result of the nonreversible computation
- 17 performed by the processor.

- 1 2. The security device of claim 1, wherein the memory
- 2 device further comprises:
- 3 a third memory portion configured to store a
- 4 service provider data item;
- 5 wherein the stored service provider data item is
- also used to seed the nonreversible computation.
- 1 3. The security device of claim 2, wherein the memory
- 2 device further comprises:
- a fourth memory portion configured to store a
- 4 counter value that is incremented responsive to the
- 5 service provider data item being changed;
- 6 wherein the stored counter value is also used to
- 7 seed the nonreversible computation.
- 1 4. The security device of claim 1, wherein the first
- 2 memory portion comprises a nonvolatile and unalterable
- 3 memory device.
- 1 5. The security device of claim 4, wherein the second
- 2 memory portion comprises an unalterable memory portion.

- 1 6. The security device of claim 1, wherein the
- 2 communication circuit operates according to a one-wire
- 3 protocol.
- 1 7. The security device of claim 1, wherein the
- 2 security device is incorporated into a smart card.
- 1 8. The security device of claim 1, wherein the
- 2 security device is attached to a printer cartridge.
- 9. The security device of claim 1, wherein the
- 2 security device is incorporated into a host device.
- 1 10. The security device of claim 1, wherein the
- 2 nonreversible computation is a SHA-1 computation.
- 1 11. The security device of claim 10, wherein the
- 2 processor is configured to perform the SHA-1
- 3 computation serially.
- 1 12. The security device of claim 10, wherein the
- 2 processor is configured to perform the SHA-1
- 3 computation in parallel.

- 1 13. A method of device authentication comprising the
- 2 steps of:
- 3 receiving a challenge from a device;
- 4 generating a nonreversible computation result; and
- 5 outputting a response to the challenge, wherein
- 6 the outputted response includes the nonreversible
- 7 computation result;
- 8 wherein the nonreversible computation result is
- 9 computed by seeding an algorithm with the received
- 10 challenge, a device secret, and a unique device
- 11 identifier.
- 1 14. The method of claim 13, further comprising the
- 2 steps of:
- 3 generating a challenge;
- 4 transmitting the challenge to the device:
- 5 receiving a response from the device, the response
- 6 including the result of the nonreversible computation,
- 7 which is seeded with at least the challenge; and
- 8 authenticating the response from the device.

- 1 15. The method of claim 13, wherein the step of
- 2 receiving comprises the step of:
- 3 receiving a challenge from a remote security
- 4 device.
- 1 16. The method of claim 13, further comprising the
- 2 steps of:
- 3 receiving the outputted response at the device;
- 4 and
- 5 authenticating the received response.
- 1 17. The method of claim 15, further comprising the
- 2 step of:
- 3 enabling an electronic device responsive to a
 - positive authentication of the received response.
- 1 18. The method of claim 15, further comprising the
- 2 step of:
- 3 disabling an electronic device responsive to a
- 4 failure to authenticate the received response.

- 1 19. A system for device authentication, the system
- 2 comprising:
- 3 a coprocessor security device configured to store
- 4 a service provider data item and a device secret; and
- 5 a host device connected to the coprocessor
- 6 security device, the host device configured to
- 7 communicate with the coprocessor security device and a
- 8 roaming security device;
- 9 wherein the roaming security device can be
- 10 authenticated to thereby enable the host device.
- 1 20. The system of claim 19, further comprising:
- 2 a printer, wherein the coprocessor security device
- 3 is attached to the printer.
- 1 21. The system of claim 19, further comprising a means
- 2 for attaching the roaming security device to a printer
- 3 cartridge.
- 1 22. The system of claim 19, further comprising:
- 2 a means for attaching the roaming security device to a
- 3 printer.

- 1 23. The system of claim 20, wherein the printer
- 2 cartridge is disabled responsive to the roaming
- 3 security device being removed from the printer
- 4 cartridge.
- 1 24. A method of device authentication, the method
- 2 comprising the steps of:
- 3 receiving, at a roaming device, a challenge from
- 4 a host device;
- 5 generating, at the roaming device, a nonreversible
- 6 computation result, wherein the nonreversible
- 7 computation result is computed by seeding a
- 8 nonreversible algorithm with at least the challenge and
- 9 a device secret; and
- 10 outputting to the host device a response to the
- 11 challenge, wherein the outputted response includes the
- 12 nonreversible computation result.

- 1 25. The method of claim 23, further comprising the
- 2 steps of:
- 3 generating a challenge at the roaming device;
- 4 transmitting the challenge from the roaming device
- 5 to the host device;
- 6 receiving a response from the host device, the
- 7 response including the result of the nonreversible
- 8 algorithm seeded with at least the challenge; and
- 9 authenticating, at the roaming device, the
- 10 response from the host device.
- 1 26. The method of claim 23, further comprising the
- 2 steps of:
- 3 receiving the outputted response at the host
- device; and
- 5 authenticating the received response at the host
- 6 device.
- 1 27. The method of claim 24, further comprising the
- 2 step of:
- 3 enabling an electronic device responsive to a
- 4 positive authentication of the received response.

- 1 28. The method of claim 24, further comprising the
- 2 step of:
- disabling an electronic device responsive to a
- 4 failure to authenticate the received response.
- 1 29. The method of claim 24, wherein the nonreversible
- 2 computation result is computed by further seeding the
- 3 nonreversible algorithm with a unique device
- 4 identifier.
- 1 30. A security device comprising:
- 2 a memory device comprising a first memory portion
- 3 configured to store a device secret:
- 4 a processor connected to the memory device, the
- 5 processor configured to read the stored device secret
- 6 from the first memory portion and to perform a hash
- 7 computation using at least the stored device secret and
- 8 a challenge as seeds; and
- 9 a communication circuit connected to the
- 10 processor, the communication circuit configured to
- 11 receive the challenge from a host device and to
- 12 communicate a result of the hash computation performed
- 13 by the processor.

- 1 31. The security device of claim 30, wherein the
- 2 memory device is configured to store a partial secret.
- 1 32. The security device of claim 31, wherein the
- 2 processor is configured to compute the device secret
- 3 using the partial secret.
- 1 33. The security device of claim 30, wherein the
- 2 memory device further comprises:
- 3 a second memory portion configured to store a
- printed page count; and
 - a third memory portion configured to store a
- 6 maximum page count;
- 7 wherein the processor is configured to generate a
- 8 signal responsive to the stored printed page count
- 9 being equal to or exceeding the stored maximum page
- 10 count.

10

15

ABSTRACT

A security device is disclosed. In one embodiment, the security device includes a memory device comprising having a first memory portion configured to store a device ID; and a second memory portion configured to store a device secret. The security device further includes a processor connected to the memory device wherein the processor is configured to read the stored device ID from the first memory portion and the stored device secret from the second memory portion and perform a nonreversible computation using the stored device ID, the stored device secret, and a challenge as Additionally, the security device includes a communication circuit connected to the processor, the communication circuit configured to receive the challenge from a host device and to communicate a result of the nonreversible computation performed by the processor.






FIG. 1

FIG. 2b








FIG. 3a




FIG. 3b

Data Page	e O
Data Pag	e 1
Data Page	e 2
Data Page	e 3
Data Page	e 4
Data Page	e 5
Data Page	e 6

FIG. 3c

Secret 0
Secret 1
Secret 2
Secret 3
Secret 4
Secret 5
Secret 6

FIG. 3d




FIG. 4




FIG. 5




FIG. 6a




FIG. 6b




FIG. 6d




FIG. 6c




FIG. 7




FIG. 8

RULES 63 AND 67 (37 C.F.R. 1.63 and 1.67) DECLARATION AND POWER OF ATTORNEY

FOR LITILITY/DESIGN/CIP/PCT NATIONAL APPLICATIONS

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; and

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: SECURITY DEVICE AND METHOD, the specification of which: (mark only one)

X (a)	is attached hereto.
(b)	was filed on, as Application Serial No and wa
	amended on (if applicable)
(c)	was filed as PCT International Application No. PCT/ on and
	was amended on (if applicable).
(d)	was filed on as Application Serial No and was issued a Notice
	of Allowance on .

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims as amended by any amendment referred to above or as allowed as indicated above.

I acknowledge the duty to disclose all information known to me to be material to the patentability of this application as defined in 37 CFR § 1.56. If this is a continuation-in-part (CIP) application, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose to the Office all information known to me to be material to patentability of the application as defined in 37 CFR § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this CIP application.

I hereby claim foreign priority benefits under 35 U.S.C. § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate filed by me or my assignee disclosing the subject matter claimed in this application and having a filing date (1) before that of the application

38,166

on which my priority is claimed or, (2) if no priority is claimed, before the filing date of this application:

PRIOR FOREIGN PATENTS

<u>Number</u>	Country	Month/Day/Year Filed	Date first laid-open or Published	Date patented or Granted	Priority (Claimed No

I hereby claim the benefit under 35 U.S.C. § 120/365 of any United States application(s) listed below and PCT international applications listed above or below:

PRIOR U.S. OR PCT APPLICATIONS				
Application No. (series code/serial no	.) Month/Day/Year Filed	Status(pending, abandoned, patented)		
I hereby appoint:				
THOMAS L. CANTRELL, Reg. No. 20,849 THOMAS L. CRISMAN, Reg. No. 24,846 STUART D. DWORK, Reg. No. 31,103 J. KEVIN GRAY, Reg. No. 37,141 STEVEN R. GREENFIELD, Reg. No.	ROGER L. MAXWELL, Reg. No. STANLEY R. MOORE, Reg. No. P. WESTON MUSSELMAN, 31,644	. 26,958 ANDRE M. SZUWALSKI, Reg. No. 35,701		

all of the firm of **JENKENS & GILCHRIST**, **P.C.**, 3200 Fountain Place, 1445 Ross Avenue, Dallas, Texas 75202-2799, as my attorneys and/or agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith, and to file and prosecute any international patent application filed thereon before any international authorities under the Patent Cooperation Treaty, and I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization who/which first sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct them in writing to the contrary.

Please address all correspondence and direct all telephone calls to:

Wayne O. Stacy Jenkens & Gilchrist, P.C. 3200 Fountain Place 1445 Ross Avenue Dallas, Texas 75202-2799 214/855-4120 214/855-4300 (fax) I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

NAN	1ED INVENTOR(S)			
	James P. Cusey	R	21 Aug 2000	
	Full Name	Inventor's Signature	Date	
	3401 Canyon View Court		***	
	McKinney, TX 75070		USA	
1	Residence (city, state, country)		Citizenship	
•	3401 Canyon View Court			
	McKinney, TX 75070			
	Post Office Address (include zip co	de) /		
	Hal Kurkowski	Hal Kurtowski	SI Aug Zoco	
	Full Name	Inventor's Signature	Date	
	4316 Joshua Drive			
	Dallas, TX 75287		USA	
2	Residence (city, state, country)		Citizenship	
4	4316 Joshua Drive			
	Dallas, TX 75287			
	Post Office Address (include zip co	de)		

(FOR ADDITIONAL INVENTORS, check here ____ and add additional sheet for inventor information regarding signature, name, date, citizenship, residence and address)